参考文献/References:
[1] Piguet C.Low-power CMOS circuits:technology,logic design and CAD tools[M].Boca Raton(USA):CRC Press Inc,2010.
[2] Ickes N,Gammie G,Sinangil M E,et al.A 28 nm 0.6 V low-power DSP for mobile applications[J].IEEE Journal of Solid-State Circuits,2012,47(1):35-46.
[3] Goyal C,Kumar A.Comparative analysis of energy efficient low power 1 bit full adder at 120 nm technology[J].International Journal of Advances in Engineering & Technology,2012,3(1):501-509.
[4] Purohit S,Margala M.Investigating the impact of logic and circuit implementation on full adder performance[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2012,20(7):1327-1331.
[5] Wairya S, Nagaria R K, Tiwari S. Comparative performance analysis of XOR-XNOR function based high speed CMOS full adder circuits for low voltage VLSI design[J].International Journal of VLSI Design and Communication Systems (VLSICS),2012,3(2):221-242.
[6] Chang C H,Gu J M,Zhang M Y.A review of 0.18-μm full adder performances for tree structured arithmetic circuits[J].IEEE Transactions on Very Large Scale Integration(VLSI) Systems,2005,13(6):686-695.
[7] Zhang M,Gu J M,Chang C H.A novel hybrid pass logic with static CMOS output drive full-adder cell[C]// Proceedings of the International Symposium on Circuits and Systems.Bangkok:IEEE Press,2003,5:317-320.
[8] Aguirre-Hernandez M, Linares-Aranda M. CMOS full-adders for energy-efficient arithmetic applications[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2011,19(4):718-721.
[9] Zimmermann R,Fichtner W.Low-power logic styles:CMOS versus pass-transistor logic[J].IEEE Journal of Solid-State Circuits,1997,32(7):1079-1090.
[10] Meher P,Mahapatra K K.A high speed low noise CMOS dynamic full adder cell[C]// International Conference on Circuits, Controls and Communications (CCUBE).Bengaluru(India):IEEE Press,2013:1-4.
[11] Santanu M,Bishnu P De,Aditya Kr S.Design and implementation of low-power high-performance carry skip adder[J].International Journal of Engineering and Advanced Technology,2012,1(4):212-218.
[12] Divakara P,Ramana R R. A novel 1-bit full adder design using DCVSL XOR/XNOR gate and pass transistor multiplexers[J].International Journal of Innovative Technology and Exploring Engineering(IJITEE),2013,2(4):142-146.
[13] Goel S,Kumar A,Bayoumi M A.Design of robust,energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2006,14(12):1309-1320.
[14] Agarwal S,Pavankumar V K,Yokesh R.Energy-efficient,high performance circuits for arithmetic units[C]// The 21st International Conference on VLSI Design. Hyderabad(India):IEEE Press,2008:371-376.
[15] Chang C H,Gu J,Zhang M.Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits[J].IEEE Transactions on Circuits and Systems,2004,51(10):1985-1997.
[16] Kuang S R, WANG J P, GUO C Y. Modified booth multipliers with a regular partial product array[J].IEEE Transactions on Circuits and Systems II: Express Briefs,2009, 56(5): 404-408.
[17] Abed S, Mohd B J, Al-bayati Z, et al. Low power Wallace multiplier design based on wide counters[J]. International Journal of Circuit Theory and Applications, 2012, 40(11): 1175-1185.
[18] Khatoon S. A novel design for highly compact low power area Efficient 1-bit full adders[J].International Journal of Advances in Engineering & Technology, 2012, 4(2):55-64.
相似文献/References:
[1]马芝,李琰,愈航,等.16位音频sigma-delta调制器设计[J].深圳大学学报理工版,2010,27(4):425.
MA Zhi,LI Yan,YU Hang,et al.Design of a 16-bit sigma-delta modulator for digital audio signal processing[J].Journal of Shenzhen University Science and Engineering,2010,27(5):425.
[2]戴鹏,王明江,王新安.基于视频编解码的可重构处理器存储系统设计[J].深圳大学学报理工版,2013,30(No.2(111-220)):150.[doi:10.3724/SP.J.1249.2013.02150]
Dai Peng,Wang Mingjiang,and Wang Xinan.Design of reconfigurable processor memory system for video codec[J].Journal of Shenzhen University Science and Engineering,2013,30(5):150.[doi:10.3724/SP.J.1249.2013.02150]
[3]徐渊,周清海,张智,等.基于FPGA的实时CMOS视频图像预处理系统[J].深圳大学学报理工版,2013,30(No.4(331-440)):416.[doi:10.3724/SP.J.1249.2013.04416]
Xu Yuan,Zhou Qinghai,Zhang Zhi,et al.FPGA-based real-time CMOS video preprocessing system[J].Journal of Shenzhen University Science and Engineering,2013,30(5):416.[doi:10.3724/SP.J.1249.2013.04416]
[4]李东,陈烁,田劲东,等.USB2.0工业相机的图像采集鲁棒性研究[J].深圳大学学报理工版,2016,33(5):525.[doi:10.3724/SP.J.1249.2016.05525]
Li Dong,Chen Shuo,Tian Jindong,et al.The robustness of image capture of USB2.0 industrial camera[J].Journal of Shenzhen University Science and Engineering,2016,33(5):525.[doi:10.3724/SP.J.1249.2016.05525]