[1]郭旭峰,王作建,李明,等.具有MUX模式的新型LUT结构及其优化算法[J].深圳大学学报理工版,2013,30(No.3(221-330)):248-253.[doi:10.3724/SP.J.1249.2013.03248]
 Guo Xufeng,Wang Zuojian,Li Ming,et al.A new LUT construct with MUX mode and the corresponding optimization algorithm[J].Journal of Shenzhen University Science and Engineering,2013,30(No.3(221-330)):248-253.[doi:10.3724/SP.J.1249.2013.03248]
点击复制

具有MUX模式的新型LUT结构及其优化算法()
分享到:

《深圳大学学报理工版》[ISSN:1000-2618/CN:44-1401/N]

卷:
第30卷
期数:
2013年No.3(221-330)
页码:
248-253
栏目:
电子与信息科学
出版日期:
2013-05-19

文章信息/Info

Title:
A new LUT construct with MUX mode and the corresponding optimization algorithm
文章编号:
20130305
作者:
郭旭峰12王作建3李明1于芳1
1) 中国科学院微电子研究所,北京 100029
2) 中国科学院大学 物理学院,北京 100049
3)飘石科技有限公司,北京 100029
Author(s):
Guo Xufeng12 Wang Zuojian3 Li Ming1 and Yu Fang1
1) Institute of Microelectronics of Chinese Academy of Sciences, Beijing 100029, P.R.China
2) School of Physics, University of Chinese Academy of Sciences, Beijing 100049, P.R.China
3) Uptops Design Technologies Inc, Beijing 100029, P.R.China
关键词:
微电子学多路选择器查找表MUX优化算法现场可编程门阵列电子设计自动化
Keywords:
microelectronics multiplexer look-up table MUX optimization algorithm field programmable gate array electronic design automation
分类号:
TN 47;TP 319
DOI:
10.3724/SP.J.1249.2013.03248
文献标志码:
A
摘要:
针对传统4-LUT实现多路选择器(multiplexer,MUX)时逻辑利用率低,延迟略大的不足,提出具有MUX模式的新型查找表(look-up table,LUT)结构—M-LUT.M-LUT通过改进传统4-LUT结构,使其在兼容传统4-LUT功能的基础上新增MUX模式,仅需配置1个MUX模式的M-LUT即可实现1个MUX4功能,且延迟仅为一级LUT延迟.为M-LUT设计配套的优化算法,以提高M-LUT利用率.实验结果显示,采用M-LUT加优化算法后,LUT资源占用平均减少8.4%,电路时钟频率平均提高3.1%.
Abstract:
A novel LUT (look-up table) construction method with MUX mode called M-LUT is proposed to solve the inefficient use of area, and the delay problem of multiplexer (MUX) implementation with the traditional 4-LUT. M-LUT is derived by modifying the traditional 4-LUT. This M-LUT not only retains all functions of the 4-LUT but also develops an extra MUX mode. Only one configuration of M-LUT under MUX mode was needed to implement a MUX4, and the delay was reduced to LUT level one. A corresponding optimization algorithm is also designed for M-LUT to reconstruct MUX tree into MUX4 cells. Experimental results show that with the M-LUT and the optimization algorithm. The LUT resource utilization is reduced by 8.4%, and the clock frequency is increased by 3.1% on average.

参考文献/References:

[1] Altera Corporation.FPGA Performance Benchmarking Methodology[M/OL].San Jose(USA):Altera Corporation,2007.[2012-12-15].http://www.altera.com.cn/literature/wp/wpfpgapbm.pdf
[2] Anderson J H,Wang Q.Area-efficient FPGA logic elements:architecture and synthesis[C]// The 16th Asia and South Pacific Design Automation Conference (ASP-DAC).Yokohama(Japan):IEEE Press,2011:369-375.
[3] Liu Fuqi.Verilog HDL Design and Practice[M].Beijing:Beihang University Press, 2012.(in Chinese)
刘福奇.Verilog HDL设计与实战[M].北京:北京航空航天大学出版社,2012.
[4] Samir Palnitkar.Verilog HDL:A Guide to Digital Design and Synthesis[M].NewJersey(USA):Prentice Hall PTR,2003.
[5] Qi Xiaolei,Cai Xueliang,Sun Dewei.Methods and principia of FPGA design using Veriog HDL[J].Electronic Test,2008(3):67-71.(in Chinese)
祁晓磊,蔡学良,孙德玮.用Verilog HDL进行FPGA设计的原则与方法[J].电子测试,2008(3):67-71.
[6] Cong J J,Minkovich K.Optimality study of logic synthesis for LUT-based FPGAs[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2007,26(2):230-239.
[7] Chen Zhihui. FPGA Technology Mapping Algorithm Research[D]. Shanghai: Fudan University, 2011.(in Chinese)
陈志辉.FPGA工艺映射算法研究[D].上海:复旦大学,2011.
[8] Yang Jingqiu. LUT-based FPGA Technology Mapping Algorithm Research[D].Chengdu: University of Electronic Science and Technology, 2006.(in Chinese)
杨劲秋.基于LUT结构的FPGA的工艺映射算法的研究[D].成都:电子科技大学,2006.
[9] Ken Chapman.Multiplexer Selection[M/OL].San Jose(USA):Xilinx Inc.2008.[2012-12-15].http:// www.xilinx.com/support/documentation/white_papers/wp274.pdf
[10] Metzgen P,Nancekievill D.Multiplexer restructuring for FPGA implementation cost reduction[C]// Proceedings in the 42nd Design Automation Conference.New York:Association for Computing Machinery,2005:421-426.
[11] Gao Haixia.Analysis of the effect of LUT size on FPGA area and delay using theoretical derivations[C]// The 6th International Symposium on Quality of Electronic Design(ISQED 2005).San Jose(USA):IEEE Computer Society,2005:370-374.
[12] Betz V,Marquardt A,Rose J.Architecture and CAD for Deep-Submicron FPGAs[M].Wang Lingli,Yang Meng,Zhou Xuegong, trans.Beijing:Publishing House of Electronics Industry,2008:10-11.(in Chinese)
贝兹,马夸特,罗斯.深亚微米FPGA结构与CAD设计[M].王伶俐,杨萌,周学功,译.北京:电子工业出版社,2008:10-11.
[13] Li Shaojun,Wang Zi’ou,Wang Yuanyuan,et al.A novel 6-T SRAM cell design with high reliability and low power[J].Modern Electronics Technique,2011,34(16):123-125,130.(in Chinese)
李少君,王子欧,王媛媛,等.新型高可靠性低功耗6管SRAM单元设计[J].现代电子技术,2011,34(16):123-125,130.

相似文献/References:

[1]陈亮,李艳,李明,等.基于SRAM的FPGA导航布局布线方法实现与应用[J].深圳大学学报理工版,2012,29(No.3(189-282)):217.[doi:10.3724/SP.J.1249.2012.03217]
 CHEN Liang,LI Yan,LI Ming,et al.Implementation and application of navigated place and route for an SRAM-based FPGA[J].Journal of Shenzhen University Science and Engineering,2012,29(No.3(221-330)):217.[doi:10.3724/SP.J.1249.2012.03217]
[2]张峰,李艳,韩小炜,等.用于FPGA的多层次集成设计系统的设计与实现[J].深圳大学学报理工版,2012,29(No.5(377-470)):377.[doi:10.3724/SP.J.1249.2012.05377]
 ZHANG Feng,LI Yan,HAN Xiao-wei,et al.Design and implementation of an integrated multi-level FPGA design system[J].Journal of Shenzhen University Science and Engineering,2012,29(No.3(221-330)):377.[doi:10.3724/SP.J.1249.2012.05377]
[3]刘贵宅,于芳,刘忠立,等.扩展型资源共享方案在RTL综合中的实现[J].深圳大学学报理工版,2013,30(No.5(441-550)):456.[doi:10.3724/SP.J.1249.2013.05456]
 Liu Guizhai,Yu Fang,et al.Implementation of expanded resource sharing in RTL synthesis[J].Journal of Shenzhen University Science and Engineering,2013,30(No.3(221-330)):456.[doi:10.3724/SP.J.1249.2013.05456]

备注/Memo

备注/Memo:
Received:2012-12-18;Accepted:2013-04-15
Foundation:National Science and Technology Major Project of China (Y1GZ212002)
Corresponding author:Research fellow Yu Fang.E-mail:yufang@red.semi.ac.cn
Citation:Guo Xufeng,Wang Zuojian,Li Ming,et al.A new LUT construct with MUX mode and the corresponding optimization algorithm[J]. Journal of Shenzhen University Science and Engineering, 2013, 30(3): 248-253.(in Chinese)
基金项目:国家科技重大专项经费资助项目(Y1GZ212002)
作者简介:郭旭峰(1983-),男(汉族),黑龙江省哈尔滨市人,中国科学院大学博士研究生.E-mail:phxwings@yahoo.com.cn
引文:郭旭峰,王作建,李明,等.具有MUX模式的新型LUT结构及其优化算法[J]. 深圳大学学报理工版,2013,30(3):248-253.
更新日期/Last Update: 2013-05-19