[1]陈亮,李艳,李明,等.基于SRAM的FPGA导航布局布线方法实现与应用[J].深圳大学学报理工版,2012,29(No.3(189-282)):217-223.[doi:10.3724/SP.J.1249.2012.03217]
　CHEN Liang,LI Yan,LI Ming,et al.Implementation and application of navigated place and route for an SRAM-based FPGA[J].Journal of Shenzhen University Science and Engineering,2012,29(No.3(189-282)):217-223.[doi:10.3724/SP.J.1249.2012.03217]
点击复制

基于SRAM的FPGA导航布局布线方法实现与应用()
分享到：

《深圳大学学报理工版》[ISSN:1000-2618/CN:44-1401/N]

卷:
第29卷
期数:
2012年No.3(189-282)
页码:
217-223
栏目:
电子与信息科学
出版日期:
2012-05-21

文章信息/Info

Title:
Implementation and application of navigated place and route for an SRAM-based FPGA
作者:
陈亮; 李艳; 李明; 于芳; 刘忠立
中国科学院微电子研究所，北京 100029
Author(s):
CHEN Liang;  LI Yan;  LI Ming;  YU Fang;  and LIU Zhong-li
Institute of Microelectronics of Chinese Academy of Sciences, Beijing 100029, P.R.China
关键词:
微电子学; 现场可编程门阵列; 布局; 布线; 导航; FPGA测试; 模拟退火算法; 路径搜索算法
Keywords:
microelectronics;  field programmable gate array;  place;  route;  navigation;  FPGA testing;  simulated annealing;  pathfinder
分类号:
TN 47； TP 319
DOI:
10.3724/SP.J.1249.2012.03217
文献标志码:
A
摘要:
针对现场可编程门阵列（field programmable gate array，FPGA）芯片验证和测试，提出一种导航布局布线方法.该方法可生成用于FPGA芯片测试的布局布线结果，将其应用于自主研发的辐射加固SOI（silicon-on-insulator）工艺的FPGA芯片VS1000的测试．结果表明，该方法能达到85%的测试覆盖率.对部分漏端路径指定线网的布线，提出考虑指定路径影响的布线方法．结果表明，相对直接忽略指定路径漏端的布线方法，该方法平均可减少22.6%的迭代次数和20.9%的关键路径延时.
Abstract:
A guided place and routing method for verification and testing of FPGA was presented in this paper. The required test vector for VS1000, i.e., an independently developed, radiation-hardened and SOI-based FPGA, was generated using this new method. The experimental results show that the proposed method can achieve a coverage percentage as high as 85%. In addition, a routing method considering the influence of location-fixed sink paths was presented to route with partial sink location-fixed net. Compared to methods that ignore location-fixed sink paths, the experimental results have also demonstrated that the iterations and key-path delay have reduced by 22.6% and 20.9%, respectively.

参考文献/References:

［1］ Betz V. Architecture and CAD for Deep-Submicron FPGAs［M］. Toronto(Canada): Kluwer Academic Publishers, 1999: 22-26.
［2］ Vaughn B. Architecture and CAD for Deep-Submicron FPGAs［M］. WANG Ling-li, YANG Meng, ZHOU Xue-gong, tran. Beijing: Publishing House of Electronics Industry 1999: 41.(in Chinese)
Betz V. 深亚微米FPGA结构与CAD设计［M］. 王伶俐，杨萌，周学功，译. 北京：电子工业出版社，2008：41.
［3］ LIAO Yong-bo, LI Ping, RUAN Ai-wu, et al. A HW/SW co-verification technique for field programmable gate array (FPGA) test［C］// IEEE Circuits and Systems International Conference on Testing and Diagnosis (ICTD 09). Chengdu(China): IEEE Press, 2009: 1-4
［4］ LI Ping, LIAO Yong-bo, RUAN Ai-wu, et al. Novel Approach to Test Field Programmable Gate Array Based on SoC HW/SW Co-Verification Technology［J］. Journal of University of Electronic Science and Technology of China, 2009, 38(5): 716-720.(in Chinese)
李平， 廖永波， 阮爱武， 等. SoC软硬件协同技术的FPGA芯片测试新方法［J］. 电子科技大学学报，2009，38（5）：716-720.
［5］ ZHAO Chang-hong, CHEN Jian, ZHOU Dian, et al. A VLSI floorplanning algorithm based on weight［J］. Journal of Computer-Aided Design & Computer Graphics, 2006, 18(7): 994-998.(in Chinese)
赵长虹，陈建，周电，等. 基于权重的超大规模集成电路布图规划算法［J］. 计算机辅助设计与图形学学报，2006, 18（7）：994-998.
［6］ SUI Wen-tao, DONG She-qin, BIAN Ji-nian. Wirelength-driven fast placement algorithm for island style FPGAs［J］. Journal of Computer-Aided Design & Computer Graphics, 2009, 21(9): 1275-1282.(in Chinese)
隋文涛，董社勤，边计年. 岛式FPGA线长驱动快速布局算法［J］. 计算机辅助设计与图形学学报，2009，21（9）：1275-1282.
［7］ JI Guo-fan, ZHAO Zhi-hao, YANG Song. ATE-based FPGA test approach［J］. Electronic Test, 2007(12): 43-46.(in Chinese)
吉国凡，赵智昊，杨 嵩. 基于ATE的FPGA测试方法［J］. 电子测试，2007（12）：43-46.
［8］ HANXiao-wei.DesignandVerificationofRadiation-Hardened SOI-Based FPGA：II［D］. Beijing: Chinese Academy of Science. Institute of Semiconductors, 2011.(in Chinese)
韩小炜. 辐射加固SOI工艺FPGA的设计与验证：II［D］. 北京：中国科学院半导体研究所，2011.

相似文献/References:

[1]徐渊,周清海,张智,等.基于FPGA的实时CMOS视频图像预处理系统[J].深圳大学学报理工版,2013,30(No.4(331-440)):416.[doi:10.3724/SP.J.1249.2013.04416]
　Xu Yuan,Zhou Qinghai,Zhang Zhi,et al.FPGA-based real-time CMOS video preprocessing system[J].Journal of Shenzhen University Science and Engineering,2013,30(No.3(189-282)):416.[doi:10.3724/SP.J.1249.2013.04416]
[2]詹从来,龙伟,丁远超,等.基于FPGA的多路数据采集与处理系统设计[J].深圳大学学报理工版,2016,33(2):127.[doi:10.3724/SP.J.1249.2016.02127]
　Zhan Conglai,Long Wei,Ding Yuanchao,et al.Design of multi channel data collection and processing system based on FPGA[J].Journal of Shenzhen University Science and Engineering,2016,33(No.3(189-282)):127.[doi:10.3724/SP.J.1249.2016.02127]
[3]李东,陈烁,田劲东,等.USB2.0工业相机的图像采集鲁棒性研究[J].深圳大学学报理工版,2016,33(5):525.[doi:10.3724/SP.J.1249.2016.05525]
　Li Dong,Chen Shuo,Tian Jindong,et al.The robustness of image capture of USB2.0 industrial camera[J].Journal of Shenzhen University Science and Engineering,2016,33(No.3(189-282)):525.[doi:10.3724/SP.J.1249.2016.05525]
[4]李东,敖晟,田劲东,等.基于FPGA的模板滤波IP核的设计与实现[J].深圳大学学报理工版,2018,35(6):622.[doi:10.3724/SP.J.1249.2018.06622]
　LI Dong,AO Sheng,TIAN Jindong,et al.Design and implementation of template filtering IP core based on FPGA[J].Journal of Shenzhen University Science and Engineering,2018,35(No.3(189-282)):622.[doi:10.3724/SP.J.1249.2018.06622]
[5]张峰,李艳,韩小炜,等.用于FPGA的多层次集成设计系统的设计与实现[J].深圳大学学报理工版,2012,29(No.5(377-470)):377.[doi:10.3724/SP.J.1249.2012.05377]
　ZHANG Feng,LI Yan,HAN Xiao-wei,et al.Design and implementation of an integrated multi-level FPGA design system[J].Journal of Shenzhen University Science and Engineering,2012,29(No.3(189-282)):377.[doi:10.3724/SP.J.1249.2012.05377]
[6]郭旭峰,王作建,李明,等.具有MUX模式的新型LUT结构及其优化算法[J].深圳大学学报理工版,2013,30(No.3(221-330)):248.[doi:10.3724/SP.J.1249.2013.03248]
　Guo Xufeng,Wang Zuojian,Li Ming,et al.A new LUT construct with MUX mode and the corresponding optimization algorithm[J].Journal of Shenzhen University Science and Engineering,2013,30(No.3(189-282)):248.[doi:10.3724/SP.J.1249.2013.03248]
[7]刘贵宅,于芳,刘忠立,等.扩展型资源共享方案在RTL综合中的实现[J].深圳大学学报理工版,2013,30(No.5(441-550)):456.[doi:10.3724/SP.J.1249.2013.05456]
　Liu Guizhai,Yu Fang,et al.Implementation of expanded resource sharing in RTL synthesis[J].Journal of Shenzhen University Science and Engineering,2013,30(No.3(189-282)):456.[doi:10.3724/SP.J.1249.2013.05456]

备注/Memo

备注/Memo:
Received：2011-09-23；Revised：2012-03-12；Accepted：2012-04-10
Corresponding author：Professor YU Fang. E-mail: yufang@red.semi.ac.cn
Citation：CHEN Liang, LI Yan, LI Ming, et al. Implementation and application of navigated place and route for an SRAM-based FPGA［J］. Journal of Shenzhen University Science and Engineering, 2012, 29(3): 217-223.（in Chinese）
作者简介：陈亮（1984-），男（汉族），吉林省四平市人，中国科学院博士研究生. E-mail: chenliang@semi.ac.cn
引文：陈亮，李艳，李明，等. 基于SRAM的FPGA导航布局布线方法实现与应用［J］. 深圳大学学报理工版，2012，29（3）：217-223.
更新日期/Last Update: 2012-05-28