[1]汪鹏君,高虹.四值绝热动态D触发器开关级设计[J].深圳大学学报理工版,2011,28(No.3(189-282)):264-270.
 WANG Peng-jun and GAO Hong.Design of quaternary adiabatic dynamic D flip-flop on switch-level[J].Journal of Shenzhen University Science and Engineering,2011,28(No.3(189-282)):264-270.
点击复制

四值绝热动态D触发器开关级设计()
分享到:

《深圳大学学报理工版》[ISSN:1000-2618/CN:44-1401/N]

卷:
第28卷
期数:
2011年No.3(189-282)
页码:
264-270
栏目:
电子与信息科学
出版日期:
2011-05-20

文章信息/Info

Title:
Design of quaternary adiabatic dynamic D flip-flop on switch-level
文章编号:
1000-2618(2011)03-0264-07
作者:
汪鹏君高虹
宁波大学电路与系统研究所,浙江宁波 315211
Author(s):
WANG Peng-jun and GAO Hong
Institute of Circuits and Systems, Ningbo University, Ningbo 315211, Zhejiang, P. R. China
关键词:
电路与系统开关信号理论多值逻辑D触发器低功耗电路设计
Keywords:
circuits and systemsswitch-signal theorymulti-valued logicD flip-floplow powercircuit design
分类号:
TP 331.2;TN 783
文献标志码:
A
摘要:
研究绝热电路和多值触发器,提出一种四值绝热动态D触发器设计方案.该方案采用多阈值金属氧化物半导体MOS管控制技术和开关信号理论,推导四值绝热动态D触发器文字运算电路结构式,由文字运算电路控制四值绝热逻辑信号产生,实现动态D触发器的四值输出,并在此基础上设计具有记忆功能的触发型四值绝热正循环门.通过PSpice模拟软件验证该设计电路逻辑功能正确,在55.6 MHz工作频率下,与常规CMOS四值动态D触发器相比,节省功耗约90%.
Abstract:
A design scheme of quaternary adiabatic dynamic D flip-flop was proposed.The analysis of adiabatic circuits and multiple-value flip-flops was presented. The multi-threshold metal oxide semiconductor(MOS) control technology and the switch-signal theory were used in this proposed scheme. Firstly a literal operation circuit structure of the quaternary adiabatic dynamic D flip-flop was derived.Then the generated logic signal was used to implement the quaternary output of the dynamic D flip-flop and to design a quaternary adiabatic loop operation circuit with memory function. The Pspice simulation results have verified that the designed circuits have correct logic functions. The proposed circuits can save about 90% energy at 55.6 MHz frequency compared to conventional complementary metal oxide semiconductor(CMOS) quaternary dynamic D flip-flop.

参考文献/References:

[1] 吴训威.多值逻辑电路设计原理[M].杭州:杭州大学出版社,1994:1-383.
[2] 杭国强.低功耗三值双边沿触发器设计[J].电路与系统学报,2007,12(4):15-19.
[3] Akira M,Hirokatsu S,Takahiro H.一种基于动态差分逻辑的低功耗四值触发器设计[J].电子信息通信学会汇刊,2006,E89-C(11):1591-1597.(英文版)
[4] 刘莹,方振贤.静态绝热CMOS记忆电路和信息恢复能力[J].半导体学报,2002,23(12):1326-1331.
[5] Mozammel H,Khan A.可重构四值可逆数据选择器和分配器设计[C]//第39届IEEE国际多值逻辑会议论文集.华盛顿:IEEE出版社,2009:343-348.(英文版)
[6] Tanay C,Jitendra N R.二值逻辑与四值逻辑间的联系[J].光学与激光技术,2009:289-294.(英文版)
[7] 汪鹏君,李昆鹏,梅凤娜.双功率时钟三值钟控传输门绝热逻辑电路设计及其应用[J].半导体学报,2009,30(11):115006-1-115006-6.(英文版)
[8] 胡晓慧,张慧熙,沈继忠.基于多阈值技术的低功耗优先编码器设计[J].浙江大学学报:工学版,2009,43(5):860-863.
[9] Tanay C.基于四值T门构建四值全光网络[J].光学,2009:121(19):1784-1788.(英文版)
[10] 曾小旁,汪鹏君.基于电路三要素理论的四值同步可逆计数器设计[J].浙江大学学报:理学版,2009,36(5):553-560.



[1] WU Xun-wei.Design Principle of Multi-valued Logic Circuits[M].Hangzhou:Hangzhou Univerity Press,1994:1-385.(in Chinese)
[2] HANG Guo-qiang.Low power ternary double edge-triggered flip-flops[J].Journal of Circuits and Systems,2007,12(4):15-19.(in Chinese)
[3] Akira M,Hirokatsu S,Takahiro H.Design of a low-power quaternary flip-flop based on dynamic differential logic[J].IEICE Trans Electron,2006,E89-C(11):1591-1597.
[4] LIU Ying,FANG Zhen-xian.Adiabatic static memory CMOS circuits and its ability in information recovery[J].Chinese Journal of Semiconductors,2002,23(12):1326-1331.(in Chinese)
[5] Mozammel H,Khan A.Scalable architectures for design of reversible quaternary multiplexer and demultiplexer circuits[C]//The 39th International Symposium on Multiple-Valued Logic.Washington D C:IEEE Press,2009,343-348.
[6] Tanay C,Jitendra N R.Binary to quaternary and quaternary to binary number[J].Optics & Laser Technology,2009:289-294.
[7] WANG Peng-jun,LI Kun-peng,MEI Feng-na.Design of a DTCTGAL circuit and its application[J].Journal of Semiconductors,2009,30(11):115006-1-115006-6.
[8] HU Xiao-hui,ZHANG Hui-xi,SHEN Ji-zhong.Design of low power priority coder based on multi-threshold technique[J].Journal of Zhejiang University:Engineering Edition ,2009,43(5):860-863.(in Chinese)
[9] Tanay C.All-optical quaternary circuits using quaternary T-gate[J].Optik,2009,121(19):1784-1788.
[10] ZENG Xiao-pang,WANG Peng-jun.Design of four valued synchronous reversible counter based on the theory of three essential circuit elements[J].Journal of Zhejiang University:Science Edition,2009,36(5):553-556,560.(in Chinese)

备注/Memo

备注/Memo:
收稿日期:2010-08-21;修回日期:2011-03-17
基金项目:国家自然科学基金资助项目(61076032);浙江省自然科学基金资助重点项目(Z1111219)
作者简介:汪鹏君(1966-),男(汉族),浙江省奉化市人,宁波大学教授、博士生导师.E-mail:wangpengjun@nbu.edu.cn
更新日期/Last Update: 2011-05-23