[1]马芝,李琰,愈航,等.16位音频sigma-delta调制器设计[J].深圳大学学报理工版,2010,27(4):425-427.
 MA Zhi,LI Yan,YU Hang,et al.Design of a 16-bit sigma-delta modulator for digital audio signal processing[J].Journal of Shenzhen University Science and Engineering,2010,27(4):425-427.
点击复制

16位音频sigma-delta调制器设计()
分享到:

《深圳大学学报理工版》[ISSN:1000-2618/CN:44-1401/N]

卷:
第27卷
期数:
2010年4期
页码:
425-427
栏目:
光电与信息工程
出版日期:
2010-10-31

文章信息/Info

Title:
Design of a 16-bit sigma-delta modulator for digital audio signal processing
文章编号:
1000-2618(2010)04-0425-03
作者:
马芝12李琰23愈航23姜来23纪震23
1)深圳IC基地管理中心,深圳 518060
2)深圳市嵌入式系统设计重点实验室,深圳 518060
3)深圳大学计算机与软件学院,深圳 518060
Author(s):
MA Zhi12LI Yan23YU Hang23JIANG Lai23 and JI Zhen23
1)Shenzhen IC Design Industrial Administration Center, Shenzhen 518060, P. R. China
2)Shenzhen City Key Laboratory of Embedded System Design, Shenzhen University, Shenzhen 518060, P.R.China
3)College of Computer Science and Software Engineering, Shenzhen University, Shenzhen 518060, P.R.China
关键词:
集成电路技术数字音频sigma-delta调制器开关电容动态范围信噪失真比
Keywords:
IC technologydigital audiosigma-delta modulatorswitched capacitordynamic rangesignal-to-noise distortion ratio
文献标志码:
A
摘要:
针对数字音频领域16 bit精度、20 kHz带宽的设计要求,以0.18 μm CMOS工艺设计二阶单环的一位sigma-delta调制器,过采样率达256,采样频率达10.24 MHz.调制器采用了全差分结构,由基于开关电容的积分器、时钟产生器及比较器等组成.仿真结果显示,该调制器的信噪失真比达94 dB,动态范围达99 dB.在1.8 V电源电压下,整个系统的功耗为7.6 mW.
Abstract:
With the design requirements of 16-bit resolution and 20 kHz bandwidth for digital audio field,a second-order single-loop 1 bit sigma-delta modulator with an oversampling rate of 256 and a sampling frequency of 10.24 MHz was implemented in a 0.18 μm CMOS process.The modulator is fully differential.It consists of a switch capacitor based integrator,a clock generator and a comparator.Simulation results show that the signal to noise distortion ratio (SNDR) and the dynamic range (DR) of the implemented modulator reach 94 dB and 99 dB,respectively.The sigma-delta modulator operates with a supply voltage of 1.8 V,and consumes 7.6 mW of power.

参考文献/References:

[1]Park H,Nam k Y,Su D K,等.一个0.7 V,870 μW的数字音频CMOS sigma-delta 调制器[J].IEEE 固态电路杂志,2009,44(4):1078-1088.(英文版)
[2]Yousry R,Hegazi E,Ragai H F,等.包含一节动态系统的三阶9位10 MHz的CMOS sigma-delta 调制器[J].IEEE 电路与系统汇刊I,2008,55(9):2469-2482.(英文版)
[3]Rabii S,Wooley B A.一个0.8 μm CMOS工艺实现的1.8 V数字音频sigma-delta 调制器[J].IEEE 固态电路杂志,1997,32(6):783-796.(英文版)
[4]Carrillo J M,Montecelo M A,Neubauer H,等.一个采用0.18 μm CMOS工艺实现动态范围达91 dB 的1.8 V二阶sigma-delta 调制器[J].模拟集成电路与信号处理,2007,53:63-69.(英文版)
[5]Yavari M,Shoaei O,Afzali-Kusha A.采用0.25 μm CMOS工艺实现的用于数字音频领域的低电压低功耗高精度sigma-delta 调制器[C]//IEEE 电路与系统国际研讨会(ISCAS)论文集.曼谷:IEEE出版社,2003,1:1045-1048.(英文版)
[6]Allen Phillip E,Holberg Douglas R.CMOS 模拟电路设计[M].纽约:牛津大学出版社,2002,571-576.(英文版).
[7]Río R,Mederio F,Pérez V B,等.用于传感器及无线通信系统的级联sigma-delta 调制器[M].北京:科学出版社,2007.(英文版)



[1]Park H,Nam k Y,Su D K,et al.A 0.7 V,870 μW digital-audio CMOS sigma-delta modulator[J].IEEE Journal of Solid-State Circuits,2009,44(4):1078-1088.
[2]Yousry R,Hegazi E,Ragai H F,et al.A third-order 9-bit 10 MHz CMOS sigma-delta modulator with one active stage[J].IEEE Transcations on Circuit and System I,2008,55(9):2469-2482.
[3]Rabii S,Wooley B A.A 1.8 V digital-audio sigma-delta modulator in 0.8 μm CMOS[J].IEEE Journal of Solid-State Circuits,1997,32(6):783-796.
[4]Carrillo J M,Montecelo M A,Heubauer H,et al.A 1.8 V 91 dB DR second-order ΣΔ modulator in 0.18 μm CMOS technology[J].Analog Integrated Circuits and Signal Processing,2007,53:63-69.
[5]Yavari M,Shoaei O,Afzali-Kusha A.A very low-voltage,low-power and high resolution sigma-delta modulator for digital audio in 0.25 μm CMOS[C]//Interrcctional Symposium on Ciracits and Systems.Bangkok:IEEE Press,2003,1:1045-1048.
[6]Allen Phillip E,Holberg Douglas R.CMOS Analog Circuit Design[M].NY:Oxford University Press,2002:571-576.
[7]Río R,Mederio F,Pérez V B,et al.CMOS Cascade Sigma-Delta Modulators for Sensors and Telecom[M].Beijing:Science Press,2007.

相似文献/References:

[1]戴鹏,王明江,王新安.基于视频编解码的可重构处理器存储系统设计[J].深圳大学学报理工版,2013,30(No.2(111-220)):150.[doi:10.3724/SP.J.1249.2013.02150]
 Dai Peng,Wang Mingjiang,and Wang Xinan.Design of reconfigurable processor memory system for video codec[J].Journal of Shenzhen University Science and Engineering,2013,30(4):150.[doi:10.3724/SP.J.1249.2013.02150]
[2]徐渊,周清海,张智,等.基于FPGA的实时CMOS视频图像预处理系统[J].深圳大学学报理工版,2013,30(No.4(331-440)):416.[doi:10.3724/SP.J.1249.2013.04416]
 Xu Yuan,Zhou Qinghai,Zhang Zhi,et al.FPGA-based real-time CMOS video preprocessing system[J].Journal of Shenzhen University Science and Engineering,2013,30(4):416.[doi:10.3724/SP.J.1249.2013.04416]
[3]夏银水,王士恒,钱利波.基于M4结构的混合逻辑全加器设计[J].深圳大学学报理工版,2014,31(5):479.[doi:10.3724/SP.J.1249.2014.05479]
 Xia Yinshui,Wang Shiheng,and Qian Libo.Full adder design based on hybrid logic of M4 structure[J].Journal of Shenzhen University Science and Engineering,2014,31(4):479.[doi:10.3724/SP.J.1249.2014.05479]
[4]李东,陈烁,田劲东,等.USB2.0工业相机的图像采集鲁棒性研究[J].深圳大学学报理工版,2016,33(5):525.[doi:10.3724/SP.J.1249.2016.05525]
 Li Dong,Chen Shuo,Tian Jindong,et al.The robustness of image capture of USB2.0 industrial camera[J].Journal of Shenzhen University Science and Engineering,2016,33(4):525.[doi:10.3724/SP.J.1249.2016.05525]

备注/Memo

备注/Memo:
收稿日期:2010-06-21;修回日期:2010-09-01
基金项目:国家自然科学基金资助项目(60901016);深圳市重点实验室提升发展计划资助项目(08systs08)
作者简介:马芝(1972-) ,女(汉族),河南省郑州市人,深圳IC基地管理中心工程师.E-mail:maz@szicc.net
通讯作者:纪震(1973-),男(汉族),深圳大学教授、博士.E-mail:jizhen@szu.edu.cn
更新日期/Last Update: 2010-11-09